A DVFS based HEVC decoder for energy-efficient software implementation on embedded processors - INSA Rennes - Institut National des Sciences Appliquées de Rennes Access content directly
Conference Papers Year : 2015

A DVFS based HEVC decoder for energy-efficient software implementation on embedded processors

Abstract

Software video decoders for mobile devices are now a reality thanks to recent advances in Systems-on-Chip (SoC). The challenge has now moved to designing energy efficient systems. In this paper, we propose a light Dynamic Voltage Frequency Scaling (DVFS)-enabled software adapted to the much varying processing load of High Efficiency Video Coding (HEVC) real-time decoding. We analyze a practical evaluation of a HEVC decoder using our proposal on a Samsung Exynos low-power SoC widely used in portable devices. Experimental results show more than 50% of power savings on a real-time decoding when compared to the same software managed by the OnDemand Linux power management. For mobile applications, the proposed method can achieve 720p video HEVC decoding at 60 frames per second consuming approximately 1.1W with pure software decoding on a general purpose processor.
No file

Dates and versions

hal-01184630 , version 1 (17-08-2015)

Identifiers

Cite

Erwan Nogues, Berrada Romain, Maxime Pelcat, Daniel Menard, Erwan Raffin. A DVFS based HEVC decoder for energy-efficient software implementation on embedded processors. IEEE International Conference on Multimedia and Expo (ICME), Jun 2015, Torino, Italy. ⟨10.1109/ICME.2015.7177406⟩. ⟨hal-01184630⟩
163 View
0 Download

Altmetric

Share

Gmail Facebook X LinkedIn More